收藏本站
W25Q16V
10.2.14
Octal Word Read Quad I/O (E3h)
The Octal Word Read Quad I/O (E3h) instruction is similar to the Fast Read Quad I/O (EBh) instruction
except that the lower four Address bits (A0, A1, A2, A3) must equal 0. As a result, the four dummy
clocks are not required, which further reduces the instruction overhead allowing even faster random
access for code execution (XIP). The Quad Enable bit (QE) of Status Register-2 must be set to enable
the Octal Word Read Quad I/O Instruction.
Octal Word Read Quad I/O with “Continuous Read Mode”
The Octal Word Read Quad I/O instruction can further reduce instruction overhead through setting the
“Continuous Read Mode” bits (M7-0) after the input Address bits (A23-0), as shown in figure 14a. The
upper nibble of the (M7-4) controls the length of the next Octal Word Read Quad I/O instruction through
the inclusion or exclusion of the first byte instruction code. The lower nibble bits of the (M3-0) are don’t
care (“x”). However, the IO pins should be high-impedance prior to the falling edge of the first data out
clock.
If the “Continuous Read Mode” bits (M7-0) equals “Ax” hex, then the next Octal Word Read Quad I/O
instruction (after /CS is raised and then lowered) does not require the E3h instruction code, as shown in
figure 14b. This reduces the instruction sequence by eight clocks and allows the Read address to be
immediately entered after /CS is asserted low. If the “Continuous Read Mode” bits (M7-0) are any value
other than “Ax” hex, the next instruction (after /CS is raised and then lowered) requires the first byte
instruction code, thus returning to normal operation. A “Continuous Read Mode” Reset instruction can
be used to reset (M7-0) before issuing normal instructions (See 10.2.29 for detailed descriptions).
Instruction (E3h)
4
5
6
7
0
1
2
3
4
5
6
7
0
1
2
3
4
5
6
7
0
1
2
3
4
5
6
7
0
1
2
3
Byte 1
Byte 2
Byte 3
Byte 4
Figure 14a. Octal Word Read Quad I/O Instruction Sequence (M7-0 = 0xh or NOT Axh)
- 30 -
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
W25Q32BVZPIG IC SPI FLASH 32MBIT 8WSON
W25Q32DWZEIG IC FLASH SPI 32MBIT 8WSON
W25Q40BWSSIG IC FLASH SPI 4MBIT 8SOIC
W25Q40BWZPIG IC FLASH SPI 4MBIT 8WSON
W25Q64BVSFIG IC SPI FLASH 64MBIT 16SOIC
W25Q64CVZEIG IC SPI FLASH 64MBIT 8WSON
W25Q64DWZEIG IC FLASH SPI 64MBIT 8WSON
W25Q64FVSFIG IC SPI FLASH 64MBIT 16SOIC
相关代理商/技术参数
W25Q16VSSIG 功能描述:IC FLASH 16MBIT 80MHZ 8SOIC RoHS:是 类别:集成电路 (IC) >> 存储器 系列:SpiFlash® 产品变化通告:Product Discontinuation 26/Apr/2010 标准包装:136 系列:- 格式 - 存储器:RAM 存储器类型:SRAM - 同步，DDR II 存储容量:18M（1M x 18） 速度:200MHz 接口:并联 电源电压:1.7 V ~ 1.9 V 工作温度:0°C ~ 70°C 封装/外壳:165-TBGA 供应商设备封装:165-CABGA（13x15） 包装:托盘 其它名称:71P71804S200BQ
W25Q16VZPIG 制造商:WINBOND 制造商全称:Winbond 功能描述:16M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q20BW 制造商:WINBOND 制造商全称:Winbond 功能描述:1.8V 2M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q20BWSNIG 制造商:WINBOND 制造商全称:Winbond 功能描述:1.8V 2M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q20BWSNIP 制造商:WINBOND 制造商全称:Winbond 功能描述:1.8V 2M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q20BWUXIG 制造商:WINBOND 制造商全称:Winbond 功能描述:1.8V 2M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q20BWUXIP 制造商:WINBOND 制造商全称:Winbond 功能描述:1.8V 2M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q20BWZPIG 制造商:WINBOND 制造商全称:Winbond 功能描述:1.8V 2M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI